Octal D-type flip-flop (3-State)

74ABT574A

FEATURES

- 74ABT574A is flow-through pinout version of 74ABT374
- Inputs and outputs on opposite side of package allow easy interface to microprocessors
- 3-State outputs for bus interfacing
- Power-up 3-State
- Power-up reset
- Common output enable
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Live insertion/extraction permitted.

DESCRIPTION

The 74ABT574A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT574A is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (\overline{OE}) control gates. The state of each D input (one set-up time before the Low-to-High clock transition) is transferred to the corresponding flip-flop's Q output.

When \overline{OE} is Low, the stored data appears at the outputs. When \overline{OE} is High, the outputs are in the High-impedance "off" state, which means they will neither drive nor load the bus.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the clock operation.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay CP to Qn	$C_{L} = 50 pF; V_{CC} = 5V$	3.0 3.4	ns
C _{IN}	Input capacitance	$V_I = 0V \text{ or } V_{CC}$	3	pF
C _{OUT}	Output capacitance	Outputs disabled; $V_O = 0V$ or V_{CC}	6	pF
I _{CCZ}	Total supply current	Outputs disabled; V_{CC} =5.5V	100	μΑ

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
20-Pin Plastic DIP	–40°C to +85°C	74ABT574A N	74ABT574A N	SOT146-1
20-Pin plastic SO	–40°C to +85°C	74ABT574A D	74ABT574A D	SOT163-1
20-Pin Plastic SSOP Type II	–40°C to +85°C	74ABT574A DB	74ABT574A DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +85°C	74ABT574A PW	7ABT574APW DH	SOT360-1

PIN CONFIGURATION

OE 1		20 V _{CC}
D0 2	1	19 Q0
D1 3	1	18 Q1
D2 4	1	17 Q2
D3 5	1	16 Q3
D4 6	1	15 Q4
D5 7	1	14 Q5
D6 8	1	13 Q6
D7 9	1	12 Q7
GND 10	1	11 CP
		SA00103

PIN DESCRIPTION

	PIN NUMBER	SYMBOL	FUNCTION
	1	ŌĒ	Output enable input (active-Low)
	2, 3, 4, 5, 6, 7, 8, 9	D0-D7	Data inputs
	19, 18, 17, 16, 15, 14, 13, 12	Q0-Q7	Data outputs
I	11	CP	Clock pulse input (active rising edge)
	10	GND	Ground (0V)
I	20	V _{CC}	Positive supply voltage

Octal D-type flip-flop (3-State)

74ABT574A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V ₁ < 0	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
I _{ОК}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		–65 to 150	°C

NOTES:

 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
STMBOL	FARAWETER	Min	Max	UNIT
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
I _{ОН}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δv	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

74ABT574A

DC ELECTRICAL CHARACTERISTICS

	PARAMETER		LIMITS					
SYMBOL		TEST CONDITIONS	T _{amb} = +25°C			T _{amb} = −40°C to +85°C		UNIT
			Min	Тур	Max	Min	Max	
V _{IK}	Input clamp voltage	$V_{CC} = 4.5V; I_{IK} = -18mA$		-0.9	-1.2		-1.2	V
		V_{CC} = 4.5V; I_{OH} = -3mA; V_I = V_{IL} or V_{IH}	2.5	2.9		2.5		V
V _{OH}	High-level output voltage	V_{CC} = 5.0V; I_{OH} = -3mA; V_I = V_{IL} or V_{IH}	3.0	3.4		3.0		V
		V_{CC} = 4.5V; I_{OH} = -32mA; V_I = V_{IL} or V_{IH}	2.0	2.4		2.0		V
V _{OL}	Low-level output voltage	V_{CC} = 4.5V; I_{OL} = 64mA; V_I = V_{IL} or V_{IH}		0.42	0.55		0.55	V
V _{RST}	Power-up output low voltage ³	V_{CC} = 5.5V; I _O = 1mA; V _I = GND or V _{CC}		0.13	0.55		0.55	V
I	Input leakage current	V _{CC} = 5.5V; V _I = GND or 5.5V		±0.01	±1.0		±1.0	μΑ
I _{OFF}	Power-off leakage current	V_{CC} = 0.0V; V_{O} or V_{I} \leq 4.5V		±5.0	±100		±100	μΑ
I _{PU} /I _{PD}	Power-up/down 3-State output current ⁴	V_{CC} = 2.0V; V_{O} = 0.5V; V_{I} = GND or $V_{CC;}$ V_{OE} = Don't care		±5.0	±50		±50	μA
I _{OZH}	3-State output High current	V_{CC} = 5.5V; V_{O} = 2.7V; V_{I} = V_{IL} or V_{IH}		5.0	50		50	μΑ
I _{OZL}	3-State output Low current	V_{CC} = 5.5V; V_{O} = 0.5V; V_{I} = V_{IL} or V_{IH}		-5.0	-50		-50	μA
I _{CEX}	Output High leakage current	V_{CC} = 5.5V; V_{O} = 5.5V; V_{I} = GND or V_{CC}		5.0	50		50	μA
Ι _Ο	Output current ¹	$V_{CC} = 5.5V; V_{O} = 2.5V$	-40		-180	-40	-180	mA
I _{CCH}		V_{CC} = 5.5V; Outputs High, V_I = GND or V_{CC}		100	250		250	μA
I _{CCL}	Quiescent supply current	V_{CC} = 5.5V; Outputs Low, V_{I} = GND or V_{CC}		24	30		30	mA
I _{CCZ}		V_{CC} = 5.5V; Outputs 3-State; V _I = GND or V _{CC}		100	250		250	μA
ΔI_{CC}	Additional supply current per input pin ²	V_{CC} = 5.5V; one input at 3.4V, other inputs at V_{CC} or GND		0.5	1.5		1.5	mA

NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

2. This is the increase in supply current for each input at 3.4V.

3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power. 4. This parameter is valid for any V_{CC} between 0V and 2.1V, with a transition time of up to 10 msec. From V_{CC} = 2.1V to V_{CC} = 5V \pm 10% a transition time of up to 100 µsec is permitted.

AC CHARACTERISTICS

GND = 0V, $t_R = t_F$ = 2.5ns, C_L = 50pF, R_L = 500 Ω

			LIMITS					UNIT
SYMBOL	PARAMETER WAVEFORM	T _{amb} = +25°C V _{CC} = +5.0V			T _{amb} = -40 to +85°C V _{CC} = +5.0V ±0.5V			
			Min	Тур	Min	Min	Max	
f _{MAX}	Maximum clock frequency	1	150	400		150		ns
t _{PLH} t _{PHL}	Propagation delay CP to Qn	1	1.5 2.0	3.0 3.4	4.4 4.7	1.5 2.0	5.0 5.1	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	3 4	1.0 2.5	2.9 3.8	4.1 5.2	1.0 2.5	5.0 5.7	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	3 4	1.8 1.4	3.1 2.6	4.3 3.8	1.8 1.4	5.0 4.0	ns