## FEATURES

- 74ABT574A is flow-through pinout version of 74ABT374
- Inputs and outputs on opposite side of package allow easy interface to microprocessors
- 3-State outputs for bus interfacing
- Power-up 3-State
- Power-up reset
- Common output enable
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Live insertion/extraction permitted.


## DESCRIPTION

The 74ABT574A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT574A is an 8-bit, edge triggered register coupled to eight 3 -State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (OE) control gates. The state of each D input (one set-up time before the Low-to-High clock transition) is transferred to the corresponding flip-flop's Q output.
When $\overline{O E}$ is Low, the stored data appears at the outputs. When $\overline{O E}$ is High, the outputs are in the High-impedance "off" state, which means they will neither drive nor load the bus.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable ( $\overline{\mathrm{OE}}$ ) controls all eight 3-State buffers independent of the clock operation.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tPLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay CP to Qn | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\begin{aligned} & 3.0 \\ & 3.4 \end{aligned}$ | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $V_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3 | pF |
| Cout | Output capacitance | Outputs disabled; $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 6 | pF |
| ICCz | Total supply current | Outputs disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 100 | $\mu \mathrm{A}$ |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
| :---: | :---: | :---: | :---: | :---: |
| 20-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74ABT574A N | 74ABT574A N | SOT146-1 |
| 20-Pin plastic SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74ABT574A D | 74ABT574A D | SOT163-1 |
| 20-Pin Plastic SSOP Type II | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74ABT574A DB | 74ABT574A DB | SOT339-1 |
| 20-Pin Plastic TSSOP Type I | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 74ABT574A PW | 7ABT574APW DH | SOT360-1 |

## PIN CONFIGURATION

|  |  |  |
| :---: | :---: | :---: |
| Oe | $20 \mathrm{~V}_{\text {c }}$ |  |
| D0 2 | 19 Q0 |  |
| D1 3 | 18 Q1 |  |
| D2 4 | 17 Q2 |  |
| D3 5 | 16 Q3 |  |
| D4 6 | 15 Q4 |  |
| D5 7 | 14 Q5 |  |
| D6 8 | 13 Q6 |  |
| D7 9 | ${ }^{12}$ Q7 |  |
| GND 10 | 11 CP |  |
| SA00103 |  |  |

## ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{\mathrm{I}}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage $^{3}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\text {OK }}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\text {OUT }}$ | DC output voltage ${ }^{3}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\text {OUT }}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current |  | 64 | mA |
| $\Delta \mathrm{~m} / \Delta \mathrm{V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  | -0.9 | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 | 2.9 |  | 2.5 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 | 3.4 |  | 3.0 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.4 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$; $\mathrm{IOL}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| $\mathrm{V}_{\text {RST }}$ | Power-up output low voltage ${ }^{3}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.13 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| IOFF | Power-off leakage current | $\mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}$ or $\mathrm{V}_{1} \leq 4.5 \mathrm{~V}$ |  | $\pm 5.0$ | $\pm 100$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| IPu/lpd | Power-up/down 3-State output current ${ }^{4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} ; \\ & \mathrm{V}_{\mathrm{OE}}=\text { Don't care } \\ & \hline \end{aligned}$ |  | $\pm 5.0$ | $\pm 50$ |  | $\pm 50$ | $\mu \mathrm{A}$ |
| lozh | 3-State output High current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| lozl | 3-State output Low current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| $I_{\text {CEX }}$ | Output High leakage current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| 10 | Output current ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -40 |  | -180 | -40 | -180 | mA |
| ICCH | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High, $\mathrm{V}_{\mathrm{I}}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 100 | 250 |  | 250 | $\mu \mathrm{A}$ |
| ICCL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low, $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 24 | 30 |  | 30 | mA |
| ICCz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $V_{1}=G N D \text { or } V_{C C}$ |  | 100 | 250 |  | 250 | $\mu \mathrm{A}$ |
| $\Delta^{\text {l }}$ C | Additional supply current per input pin² | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$; one input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .
3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
4. This parameter is valid for any $\mathrm{V}_{\mathrm{Cc}}$ between 0 V and 2.1V, with a transition time of up to 10 msec . From $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \mathrm{a}$ transition time of up to $100 \mu \mathrm{sec}$ is permitted.

## AC CHARACTERISTICS

$\mathrm{GND}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Min | Min | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum clock frequency | 1 | 150 | 400 |  | 150 |  | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{pHH}} \\ & \hline \end{aligned}$ | Propagation delay CP to Qn | 1 | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.1 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pZZH}} \\ & \mathrm{t}_{\mathrm{PZLL}} \end{aligned}$ | Output enable time to High and Low level | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 3.8 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 5.2 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.7 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpHz } \\ & \text { tplt } \end{aligned}$ | Output disable time from High and Low level | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & \hline 4.3 \\ & 3.8 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.0 \end{aligned}$ | ns |

